

Integrated octal low-capacity ESD protection to IEC 61000-4-2 level 4

Rev. 01 — 14 January 2008

Preliminary data sheet

1. Product profile

1.1 General description

The PRTR5V0U8S is designed to protect Input/Output (I/O) ports that are sensitive concerning capacitive load, such as USB 2.0, Ethernet, Digital Video Interface (DVI), etc. from destruction by ElectroStatic Discharges (ESD).

Therefore, the PRTR5V0U8S incorporates eight pairs of ultra-low capacity rail-to-rail diodes plus an additional Zener diode to provide protection to downstream signal and supply components from ESD voltages as high as ± 8 kV contact discharge.

Due to the rail-to-rail diodes being connected to the Zener diode, the protection is working independent from the availability of a supply voltage.

The PRTR5V0U8S is fabricated using thin film-on-silicon technology and integrates eight pairs of ultra-low capacity rail-to-rail ESD protection diodes in a miniature 10-lead TSSOP10 package.

1.2 Features

- Pb-free and RoHS (Restriction of Hazardous Substances) compliant, dark green
- **ESD** protection of up to eight Hi-Speed data lines or high-frequency signal lines
- Eight pairs of ESD rail-to-rail protection diodes
- Ultra-low input capacitance: C_(I/O-GND) = 1 pF
- ESD protection up to 8 kV (contact discharge compliant)
- IEC 61000-4-2, level 4 (ESD)
- Low voltage clamping due to an integrated protection Zener diode
- Small TSSOP10 (SOT552-1) package

1.3 Applications

- General-purpose downstream ESD protection high-frequency analog signals and high-speed serial data transmission for ports inside:
 - Cellular and Personal Communication System (PCS) mobile handsets
 - USB 2.0 ports in PC or Notebook
 - IEEE 1394 ports
 - Digital Video Interface (DVI) and High Definition Multimedia Interface (HDMI)
 - Cordless telephones
 - Wireless data: Wide Area Network (WAN) and Local Area Network (LAN) systems
 - Personal Digital Assistants (PDAs)



Integrated octal low-capacity ESD protection

2. Pinning information

Pin	Description	Simplified outline	Symbol
1	ESD protection I/O 1		
2	ESD protection I/O 2		
3	ground (GND)		
4	ESD protection I/O 3		
5	ESD protection I/O 4		
6	ESD protection I/O 5		
7	ESD protection I/O 6		3 8
8	supply voltage (V _{CC})		
9	ESD protection I/O 7	1 🗌 📋 📋 📋 5	
10	ESD protection I/O 8		
			001aah386

3. Ordering information

Table 2. Orde	ering informa	tion			
Type number	Package	je			
	Name	Description	Version		
PRTR5V0U8S	TSSOP10	plastic thin shrink small outline package; 10 leads; body width 3 mm	SOT552-1		

4. Limiting values

Table 3.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _(I/O-GND)	input/output to ground voltage		0	5.5	V
T _{stg}	storage temperature		-55	+125	°C

Table 4.ESD standards compliance

Standard	Conditions
Per diode	
IEC 61000-4-2; level 4 (ESD)	\leq 8 kV (contact)

Integrated octal low-capacity ESD protection

5. Recommended operating conditions

Table 5.	Operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
T _{amb}	ambient temperature		-40	-	+85	°C

6. Characteristics

Table 6.	Characteristics
----------	-----------------

 $T_{amb} = 25 \circ C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Protectio	n diodes					
C _(I/O-GND)	input/output to ground capacitance	$V_I = 0 V$; f = 1 MHz; $V_{CC} = 3 V$	<u>[1]</u> -	1.0	-	pF
I _{LR}	reverse leakage current	$V_1 = 3 V$	<u>[1]</u> -	-	100	nA
Zener dio	de					
V _{BR}	breakdown voltage	I _I = 1 mA	[2] 6	-	9	V
C _{sup}	supply pin to ground capacitance	$V_{I} = 0 V; f = 1 MHz; V_{CC} = 3 V$	[2] -	30	-	pF
V _F	forward voltage		-	0.7	-	V

[1] Measured from pin 1, 2, 4, 5, 6, 7, 9 and 10 to ground

[2] Measured from pin 8 to ground

Integrated octal low-capacity ESD protection

7. Package outline




Fig 1. Package outline SOT552-1 (TSSOP10) PRTR5V0U8S_1

Integrated octal low-capacity ESD protection

8. Revision history

Table 7. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
PRTR5V0U8S_1	20080114	Preliminary data sheet	-	-

Integrated octal low-capacity ESD protection

9. Legal information

9.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

10. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Integrated octal low-capacity ESD protection

11. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Recommended operating conditions 3
6	Characteristics 3
7	Package outline 4
8	Revision history 5
9	Legal information 6
9.1	Data sheet status 6
9.2	Definitions6
9.3	Disclaimers 6
9.4	Trademarks 6
10	Contact information 6
11	Contents 7

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.



Date of release: 14 January 2008 Document identifier: PRTR5V0U8S_1

